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Abstract: TheCLLC resonant converter has been widely used to obtaina high power conversion
efficiency with sinusoidal current waveforms and a soft switching capability. However, it has a
limited voltage gain range according to the input voltage variation. The current-fed structure canbe
one solution to extend the voltage gain range for the wide input voltage variation, butit has a limited
zero voltage switching (ZVS) range. In this paper, the current-fed CLLC resonant converter with
additional inductance is proposed to extend the ZVS range. The operational principle is analyzed to
design the additional inductance for obtaining the extended ZVS range. The design methodology
of the additional inductance is proposed to maximize the ZVS capability for the entire load range.
The performance of the proposed method is verified with a 20 W prototype converter.
Keywords: resonant converter; bidirectional power conversion; zero voltage switching; asymmetric
pulse width modulation
1. Introduction
Recently, the small sized power converterhas become significant in various industries, such as
lightings, TVs, computers, and other home appliances [1,2]. A power converter operating at a high
switching frequency is one effective method to improve power density [3–7]. However, the high
switching frequency operation induces a large switching loss for the turn-on and turn-off states.
Therefore, a soft switching capability is important to obtain a high power conversion efficiency in a
high switching frequency operation [8–10]. Resonant power converters, such as LC resonance, LLC
resonance, CLLC resonance, and CLL resonance, can implement the soft switching capability by the
resonance, which can be a good candidate to implement the high switching frequency operation [11–15].
In addition, the wide band-gap device (WBD), such as gallium nitride (GaN) and silicon carbide (SiC),
can increase the switching frequency up to several MHz compared with conventional silicon (Si)-based
switching devices [16–19].
The CLLC resonant converter operating at the inductive region can obtaina zero voltage switching
(ZVS) capability [20–23]. However, the large input voltage variation by the batteryinduces large
switching frequency variation. In addition, the voltage gain fluctuation makes a non-ZVS operation
withthe capacitive operation of the converter [24]. Therefore, the CLLC resonant converter has poor
voltage gain characteristics according to the wide input voltage variation. The current-fed CLLC
resonant converter can overcome the input voltage variation by the battery, since the current-fed
structure compensates the input voltage variation [25,26]. However, the current-fed structure makes a
limited ZVS capability of the low side switch, since the low side switch operates as the boost converter
and resonant converter simultaneously. Therefore, the increase of the ZVS capability is significant to
obtain a high power conversion efficiency for the entire load condition.
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In this paper, the current-fed CLLC resonant converter employing the additional inductance
is proposed to improve the ZVS capability. The operational principle of the proposed additional
inductance is analyzed with the theoretical waveforms. From the operational principle, the design
methodology of the additional inductance is analyzed to obtain the ZVS capability for the entire input
voltage range and load conditions. The experimental results with a 20 W prototype converter verify
the validity of the proposed additional inductance.
2. Operational Principle
Figure 1 shows the scheme of the proposed current-fed CLLC resonant converter. The current-fed
structure regulates the wide input voltage variation with the asymmetric pulse width modulation
(APWM), because it operates as the synchronous boost converter. The CLLC resonant tank provides
the galvanic isolation using the transformer and resonance. The voltage doubler structure of the
secondary side can reduce the turn ratio of the transformer.
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Figure 2 shows the operational waveform of the conventional and the proposed current-fed CLLC
resonant converter where S1and S2 are the primary switches, Vds,S1 and Vds,S2 is the drain-source
voltage of S1 and S , respectively, I is the current passing through the input inductor, Ir, is the
resonant current in the primary side, ILm is the agnetizing current, IS1 and IS are the currents passing
through S1 and S , respectively, and IL is the current in the additional inductance. The current-fed
structure operates as the conventional boost converter by the switching operation of S1 and S2.
The LLC resonant tank employing the APWM has zero offset current on the agnetizing inductance
hich reduces the core and conduction losses of the transfor er.
The current-fed structure is proper to compensate the wide input voltage variation. However,
it limits the ZVS range according to the increase of the output load. The s itch current of conventional
voltage-fed LL resonant converter for the Z S capability can be derived as follows:
ZVSS1 = Ir
(
tS2,o f f
)
(1)
ZVSS2 = −Ir
(
tS1,o f f
)
(2)
ere Ir(ts2,off ) and Ir(ts1,off ) are the resonant current at the turn off state of power switches, respec ively.
The negative curre t of each switch is r quired to obtain the ZVS condition. In the voltage-fed CLLC
resonant converter, the resona t current onlydetermines the ZVS condition of ach switch. In the c se
of the current-fed CLLC r sonant converter, the input inducto and r so an currents determine the
ZVS current.The swi ch current of the current-fed CLLC resonant converter for the ZVS capability can
be derived as follows:
ZVSS1,c = Ir
(
tS2,o f f
)
− ILin
(
ts2,o f f
)
(3)
ZVSS2,c = −Ir
(
tS1,o f f
)
+ ILin
(
ts1,o f f
)
(4)
where ILin(ts2,off ) and ILin(ts2,off ) are the input inductor current at the turn off state of power switches,
respectively. The high side switch (S1) has a larger ZVS condition compared with Equation (1).
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However, the low side switch (S2) has a poor ZVS condition compared with Equation (2). Figure 2a
shows the theoretical waveforms of the conventional current-fed CLLC resonant converter, whichhas a
hard switching operation on the S2. The ZVS capability of the proposed CLLC resonant converter can
be derived as follows:
ZVSS1,p = Ir
(
tS2,o f f
)
− ILin
(
ts2,o f f
)
− nILadd(ts2,o f f ) (5)
ZVSS2,p = −Ir
(
tS1,o f f
)
+ ILin
(
ts1,o f f
)
− nILadd
(
ts1,o f f
)
(6)
where ILadd(ts2,off ) and ILadd(ts2,off ) are the additional inductor currents at the turn off state of power
switches, respectively, and n is the transformer turn ratio. Figure 2b shows the theoretical waveforms
of the proposed CLLC resonant converter. The additional inductance extends the ZVS range compared
with the conventional current-fed CLLC resonant converter.
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The turnon current for the ZVS condition of the current-fed CLLC resonant converter can be
calculated with the input inductor current and resonant current. The ZVS condition on the low side
switch can be derived as follows:
Izvs,s2 =
1
1− Ds2
Vboost
R
+
(Vin −Vboost)
2L
(1− Ds2)Ts − Vtr1Lm
1− Ds2
2
Ts (7)
where Ds2is the duty ratio of S2, Vboost is the voltage of the current-fed structure, Vin is the input voltage
of the battery, R is the load resistance, L is the input inductance, Ts is the switching time, Lm is the
magnetizing inductance, and Vtr1 is the transformer voltage. The negative value of Izvs,S2 guarantees
the ZVS capability of S2.The decrease of the load resistance makes no ZVS condition of S2. In addition,
the large duty ratio of S2 makes the worst ZVS condition, which means that the low input voltage
condition is the worst ZVS condition.
The turn on current for ZVS condition of the low side switch with the proposed converter can be
derived as follows:
Izvs,s2,p =
1
1− Ds2
Vboost
R
+
(Vin −Vboost)
2L
(1− Ds2)Ts − Vtr1Lm
1− Ds2
2
Ts − Vo1nLadd
1− Ds2
2
Ts (8)
where Vo1is the voltage on the output capacitor as shown in Figure 1. The proposed converter extends
the ZVS condition with the additional inductor on the secondary side as shown in Figure 2b. Figure 3
shows the ZVS capability according to the additional inductance. The ZVS current is the turn on
current of S2, which is required to have a negative value in order to obtain the ZVS capability. The small
additional inductance is proper to extend the ZVS range. However, the small additional inductance
increases the conduction loss on the primary side.Therefore, the design methodology of the additional
inductanceis required to obtain the ZVS capability for the entire load range.
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Figure 3. ZVS capability comparison between the conventional current-fed CLLC resonant converter
and the proposed current-fed CLLC resonant converter.
The voltage gain according to the duty ratio can be described in Figure 4. The proposed converter
has similar voltage gain to that of the conventional boost converter, which shows wide duty ratio
variations to regulate the output voltage. The additional inductance can be designed at the worst duty
ratio case, which is the maximum duty ratio of S2.
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3. esign ethodology of dditional Inductance
The s all additional inductance induces the conduction loss with large circulating current.
The large additional inductance cannot obtain the ZVS capability of primary switches. Therefore,
the maximum additional inductance is required to obtain the ZVS capability and the ini u
conduction loss on the additional inductance, hich can be derived ith Equation (8) as follo s:
Ladd =
Vo1
nA
1−Ds2
2 Ts
A = 11−Ds2
Vboost
R +
(Vin−Vboost)
2L (1− Ds2)Ts − Vtr1Lm
1−Ds2
2 Ts
(9)
The proper additional inductance can be designed from Equation (9). Figure 5 shows the
additional inductance according to the output load condition. The increment of output load requires
smaller additional inductance. The design specification is shown in Table 1. The input voltage has a
large variation by the state of charge (SOC) of the battery. The load voltage is fixed, and rated load is
20 W. The resonant frequency(fr) is 200 kHz. The APWM requires the small resonant inductance to
obtain the linear voltage gain according to the duty variation.The turn ratio is determined with the
input voltage and output voltage ratio. The additional inductance is determined by (9).
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Table 1. Design specification.
Parameter Value
Vin 12 V–17 V
Load 32 V, 20 W
fr 200 kHz
Lr 1 µH
Lm 30 µH
Cr 633 nF
Turn ratio 1:1
Ladd 25 µH
4. Simulation and Experimental Results
The simulation results show the ZVS capability according to the additional inductance, as shown
in Figure 6. The conventional current-fed CLLC resonant converter has no ZVS capability on the
bottom side switch. However, the proposed CLLC resonant converter employing the additional
inductance can achieve the ZVS condition for both the power switches.
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Figures 7–9 show the steady state waveforms of the conventional CLLC resonant converter
according to the input voltage variation and load condition. The duty ratio regulates the output
voltage according to the load conditions and input voltages.At the light load condition, it shows the
ZVS operation. However, the CLLC resonant converter has a partial and no ZVS operation for the
middle load and full load conditions, respectively. For allthe input voltage range, the ZVS can be
achieved at only the light load condition.
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Figures 10–12 show the steady state waveforms of the proposed CLLC resonant converter
according to the input voltages and load conditions.The proposed converter shows the ZVS operation
for the entire load and input voltage conditions.The extended soft switching capability improves the
power conversion efficiency compared with the partial or no ZVS cases. The power loss of the partial
and no ZVS cases can be calculated as follows:
PnoZVS ∼= 12Vds,c Ionton fsw (10)
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where PnoZVS is the power loss according to the partial or no ZVS conditions, Vds,c is the drain-source
voltage at the turn on state, Ion is the switch current at the turn on state, ton is the turn on time duration,
and fsw is the switching frequency. Figure 13 shows the comparison of the power conversion efficiency
between the conventional current-fed CLLC resonant converter and the proposed converter. For the
light load condition, the proposed and conventional methods can obtain ZVS capability at the light load
condition, which makes no difference in terms of the efficiency. However, the proposed converter has a
higher power conversion efficiency for the middle to full load conditions. The maximum improvement
of power conversion efficiency is 1% at the middle load condition.
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